Allow to just pass a registry to ir2verilog

April 25, 2026 ยท #930
View on GitHub
Python Difficulty: Medium

Labels

medium priority FPGA ir

Sign in required

Authenticate to use favourites & bookmarks

5